

科目：電子學乙 適用：電機所系統組

編號：432

考生注意：

1. 依次序作答，只要標明題號，不必抄題。
2. 答案必須寫在答案卷上，否則不予計分。
3. 限用藍、黑色筆作答；試題須隨卷繳回。

 本試題  
共 2 頁  
第 / 頁

1. For the circuit shown in Figure 1, utilize the constant-voltage-drop model (0.5V) for each conducting diode, please draw the  $v_i$ - $v_o$  transfer characteristic plot. [10 分]




Figure 1

\* CMOS Amplifier

```

Vdd 1 0 DC +10V
Iref 2 0 DC 100uA
Vi 4 0 DC 0V
M1 3 4 0 0 nmos L=10u W=100u
M2 3 2 1 1 pmos L=10u W=100u
M3 2 2 1 1 pmos L=10u W=100u
.model nmos nmos(kp=20u Vto=+1V lambda=0.01)
.model pmos pmos(kp=10u Vto=-1V lambda=0.01)
.DC Vi 0V +10V 10mV
.PLOT DC V(3)
.probe
.end
  
```

Figure 2

2. For the SPICE netlist shown in Figure 2, (a) Please redraw its circuit. (b) Find the small-signal voltage gain. (c) Also draw its  $v_i$ - $v_o$  transfer characteristic plot, please label the proper operation modes of transistors in the plot. ( $k_p = k'$ : process transconductance,  $V_{to}$ : zero-bias threshold voltage,  $\lambda = \lambda_L = V_A^{-1}$ : channel length modulation)

[(a) 5 分 (b) 7 分 (c) 8 分]

3. For the circuit shown in Figure 3, neglect base currents and use the exponential  $i_C$ - $v_{BE}$  relationship to show that

$$I_b = I_{ref} \sqrt{\frac{I_{S1} I_{S4}}{I_{S1} I_{S2}}}$$

(I<sub>S</sub> is the transistor's saturation current)

[10 分]




Figure 3

科目：電子學乙 適用：電機所系統組

編號：432

考生注意：

1. 依次序作答，只要標明題號，不必抄題。
2. 答案必須寫在答案卷上，否則不予計分。
3. 限用藍、黑色筆作答；試題須隨卷繳回。

本 試 題

共 2 頁

第 2 頁

4. Assuming the op amp to be ideal, (a) please derive the close-loop gain  $v_O/v_I$  of the circuit shown in Figure 4. (b) Use this circuit to design an inverting amplifier with a gain of 100 and an input resistance of  $1\text{M}\Omega$ . Assume that for practical reasons it is required not to use resistors greater than  $1\text{M}\Omega$ . [(a) 10 分 (b) 10 分]




Figure 4




Figure 5

5. Assuming the op amp to be ideal, (a) please derive the open-circuit voltage transfer function of the RC network shown in Figure 5. (b) If  $R_1=R_2=R$  and  $C_1=C_2=C$ , and denote  $CR=\tau$ , please find the poles of the closed-loop amplifier. [(a) 10 分 (b) 10 分]

6. For the amplifier shown in Figure 6, uses transistors with  $\beta=100$ , please evaluate the following:

- (a) The input differential resistance  $R_{id}$ .
- (b) The overall voltage gain  $v_O/v_s$  (neglect the effect of  $r_o$ ).
- (c) The worst-case common-mode gain if the two  $R_C$ s are accurate to within  $\pm 2\%$ .
- (d) The CMRR, in dB. ( $\log 2 = 0.3$ )

[(a) 5 分 (b) 5 分 (c) 5 分 (d) 5 分]


 $(R_C=10\text{k}\Omega, R_S=10\text{k}\Omega, R_E=50\Omega, R_I=200\text{k}\Omega)$ 

Figure 6